UNITED STATES PATENT AND TRADEMARK OFFICE **CERTIFICATE OF CORRECTION**

PATENT NO.

: 6,819,611 B2

Page 1 of 1

APPLICATION NO. : 09/964113

DATED

: November 16, 2004

INVENTOR(S)

: Brent Keeth

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Title Page.	Reads	Should Read
Item (56), References Cited, Other Publications	"Descriptive literature entitled, 400MHz SLDRAM, 4Mx16 SLDRAM Piplined, Eight Bank, 2.5 V Operation, SLDRAM Consortium Advance Sheet, published	Descriptive literature entitled, "400MHz SLDRAM, 4Mx16 SLDRAM Pipelined, Eight Bank, 2.5 V Operation," SLDRAM Consortium Advance Sheet, published
Title Page, Item (57), Line 1 Column 4, Line 23 Column 7, Line 62	throughout the United States, pp. 1-22." "pair of arrays" "November. 1991 and" "appended claims. which"	throughout the United States, pp. 1-22." pair of arrays, November 1991 and appended claims, which
Column 8, Line 28 Column 9, Line 5 Column 9, Line 16 Column 9, Line 57 Column 10, Line 48	"gate of a transistor" "columns each colunn" "complementary dais lines" "coupled a" "and in"	gate of a transistor;columns, each columncomplementary data linescoupled to aand an
Column 11, Line 32 Column 12, Line 41	"transistor" "logic stare"	transistor; logic state

Signed and Sealed this

Twenty-eighth Day of November, 2006

JON W. DUDAS Director of the United States Patent and Trademark Office